JPS6234345Y2 - - Google Patents
Info
- Publication number
- JPS6234345Y2 JPS6234345Y2 JP11215981U JP11215981U JPS6234345Y2 JP S6234345 Y2 JPS6234345 Y2 JP S6234345Y2 JP 11215981 U JP11215981 U JP 11215981U JP 11215981 U JP11215981 U JP 11215981U JP S6234345 Y2 JPS6234345 Y2 JP S6234345Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- key
- signal
- output
- shot multi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 102100029469 WD repeat and HMG-box DNA-binding protein 1 Human genes 0.000 claims description 10
- 101710097421 WD repeat and HMG-box DNA-binding protein 1 Proteins 0.000 claims description 10
- 230000005540 biological transmission Effects 0.000 claims 1
- 244000145845 chattering Species 0.000 description 17
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Input From Keyboards Or The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11215981U JPS5819335U (ja) | 1981-07-27 | 1981-07-27 | キ−イン回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11215981U JPS5819335U (ja) | 1981-07-27 | 1981-07-27 | キ−イン回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5819335U JPS5819335U (ja) | 1983-02-05 |
| JPS6234345Y2 true JPS6234345Y2 (en]) | 1987-09-02 |
Family
ID=29906494
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11215981U Granted JPS5819335U (ja) | 1981-07-27 | 1981-07-27 | キ−イン回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5819335U (en]) |
-
1981
- 1981-07-27 JP JP11215981U patent/JPS5819335U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5819335U (ja) | 1983-02-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0351002B2 (en]) | ||
| US5386159A (en) | Glitch suppressor circuit and method | |
| JPS6234345Y2 (en]) | ||
| US4894557A (en) | Asyncronous edge-triggered RS flip-flop circuit | |
| US4271464A (en) | Switching arrangement for the input of interrupt commands and the output of interrupt acknowledgment for computer systems | |
| JPH0117867Y2 (en]) | ||
| JPH01241665A (ja) | マルチプロセッサ・システムのリセット方式 | |
| JPH0474206A (ja) | クロック切換回路 | |
| JPH032996Y2 (en]) | ||
| JP2504190B2 (ja) | チャタリング防止回路 | |
| KR920001358Y1 (ko) | 마이크로 프로세서 시스템의 리세트용 롬 전환 장치 | |
| JPS6234354Y2 (en]) | ||
| SU1069147A1 (ru) | Пороговое устройство | |
| SU651499A2 (ru) | Устройство автоматической коммутации | |
| JP2512993B2 (ja) | リセット回路 | |
| SU1109726A1 (ru) | Устройство дл ввода информации | |
| SU1105882A2 (ru) | Устройство дл ввода информации | |
| JPS59227093A (ja) | 二重化メモリ制御方式 | |
| JPS598027A (ja) | システムコントロ−ラの操作方法 | |
| JPH01212113A (ja) | 入力ノイズ除去回路 | |
| JPS5922975B2 (ja) | 信号優先順位決定回路 | |
| JPH06119154A (ja) | マイクロコンピュータのプログラムの識別装置 | |
| JPS61152116A (ja) | タイム・ドメイン・フイルタ回路 | |
| JPH0113655B2 (en]) | ||
| JPS58119053A (ja) | 割込み制御方式 |